|||

Allo Documentation

Quick search

Getting Started

  • Installation

Tutorials

  • Getting Started
  • Vivado/Vitis HLS Backend

Deep Dive

  • Frontend Syntax Guide
  • Dataflow Programming
  • Data Types and Type Casting
  • Template Kernels
  • Kernel Composition
  • IP Integration
  • PyTorch Integration
  • Equivalence Checking
  • Other Features

Backends

  • LLVM (CPU)
  • AMD Vitis HLS (FPGA)
  • Siemens Catapult HLS (FPGA)
  • RapidStream TAPA (FPGA)
  • Google XLS (ASIC)
  • Multi-Threaded Simulator (CPU)
  • AMD MLIR-AIE (AI Engine)

Developer Guide

  • Developer Setup
  • IR Builder Walkthrough
  • MLIR Translation Guide

Python API

  • Schedule Primitives
  • Data Types

Allo DocumentationΒΆ

Allo is an Accelerator Design Language (ADL) and compiler that facilitates the construction of large-scale, high-performance hardware accelerators in a modular and composable manner.

Getting Started

  • Installation

Tutorials

  • Getting Started
  • Vivado/Vitis HLS Backend

Deep Dive

  • Frontend Syntax Guide
  • Dataflow Programming
  • Data Types and Type Casting
  • Template Kernels
  • Kernel Composition
  • IP Integration
  • PyTorch Integration
  • Equivalence Checking
  • Other Features

Backends

  • LLVM (CPU)
  • AMD Vitis HLS (FPGA)
  • Siemens Catapult HLS (FPGA)
  • RapidStream TAPA (FPGA)
  • Google XLS (ASIC)
  • Multi-Threaded Simulator (CPU)
  • AMD MLIR-AIE (AI Engine)

Developer Guide

  • Developer Setup
  • IR Builder Walkthrough
  • MLIR Translation Guide

Python API

  • Schedule Primitives
  • Data Types
Installation>
© Copyright 2025, Allo Authors. Created using Sphinx 8.2.3.

Styled using the Piccolo Theme